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Abstract—BrainScaleS-2 is a mixed-signal accelerated neu-
romorphic system targeted for research in the elds of com-
putational neuroscience and beyond-von-Neumann comput-
ing. To augment its exibility, the analog neural network
core is accompanied by an embedded SIMD microprocessor.
The BrainScaleS Operating System (BrainScaleS OS) is a
software stack designed for the user-friendly operation
of the BrainScaleS architectures. We present and walk
through the software-architectural enhancements that were
introduced for the BrainScaleS-2 architecture. Finally, using
a second-version BrainScaleS-2 prototype we demonstrate its
application in an example experiment based on spike-based
expectation maximization.
I. Introduction
State-of-the-art neuromorphic architectures pose many
requirements in terms of system control, data preprocessing,
data exchange and data analysis. In all these areas, software
is involved in satisfying these requirements. Several neuro-
morphic systems are directly used by individual researchers
in collaborations, e.g., [1–4]. In addition, some systems
are operated as experiment platforms providing access for
external users [2–5].
Especially the latter calls for additional measures, such as
clear and concise interfaces, resource management, runtime
control and —depending on data volumes— “grid-computing”-
like data processing capabilities. At the same time, usability
and experiment reproducibility are crucial properties of all
experiment platforms, including neuromorphic systems.
Modern software engineering techniques such as code
review, continuous integration as well as continuous de-
ployment can help to increase platform robustness and
ensure experiment reproducibility. Long-term hardware
development roadmaps and experiment collaborations draw
attention to platform sustainability. Technical decisions need
to be evaluated for potential future impact; containing and
reducing technical debt is a key objective during planning
as well as development. Regardless of being software-driven
simulations/emulations, or being physical experiments, mod-
ern experiment setups more and more depend on these
additional tools and skills in order to enable reproducible,
correct and successful scientic research.
In Müller et al. [6], the authors already introduced
BrainScaleS OS, the Operating System for BrainScaleS-1.
This article describes modications and enhancements of
Fig. 1: BrainScaleS-2 single-chip setup. The white plastic
cap (top left) covers one accelerated neuromorphic chip
(right) which is bonded onto the underlying chip-carrier
PCB; other PCBs connect each chip to one FPGA (invisible
on the back). The host computer and FPGAs are linked via
1-Gigabit Ethernet. Each BSS-2 chip comprises 512 AdEx
neurons and 512× 256 = 131 072 synapses.
the BrainScaleS OS architecture in the light of the second-
generation BSS-2 hardware generation. The following sec-
tions introduce the hardware substrate and its envisioned
exploitation model in neuroscientic modeling, machine
learning and data processing in general. Section II introduces
the methods and tools we employ. In section III, we
discuss aspects of hybrid —cf. section III-A— operation,
hardware component identication and conguration as
well as runtime control. Section IV exemplies the usage of
the BrainScaleS Operation System on a simple experiment
and describes larger experiments carried out in the past. We
close in section V with a discussion of our work and give
an overview over future developments.
A. BrainScaleS-2 — an Accelerated Mixed-Signal Neuromorphic
Substrate
Figure 1 depicts a BSS-2 single-chip lab setup. The
main constituent is the neuromorphic mixed-signal chip,
manufactured in 65 nm CMOS, carrying 512 AdEx neurons,
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512 × 256 = 131 072 plastic synapses and two embedded
SIMD processors capable of fast access to the synapse matrix.
A Xilinx Kintex-7 FPGA provides the I/O interface for
conguration, stimulus and recorded data. The connection
between BSS-2 single-chip setups and a control cluster
network is established via 1-Gigabit Ethernet.
The embedded SIMD microprocessor, the Plasticity Pro-
cessing Unit (PPU), is a Power [7] architecture-based single-
core microprocessor with 16 KiB SRAM. It is equipped with
a custom vector unit extension, developed in this group
and designed to provide digital integer and xed-point
arithmetics which hold up with the parallelism in the analog
core and access especially the synapse array in a parallel
fashion [8]. In the full-sized chip each PPU features a vector
unit with 128 byte vector width, which can operate on 1 or
2 byte entries. Programs are loaded to a PPU via memory
writes to the on-chip SRAM and execution is gated via a reset
pin. The PPU supports access to o-chip memory regions,
e.g., the FPGA’s DRAM, for instructions and scalar as well
as vector data.
B. Performing Experiments on Neuromorphic Systems
In mueller2020bss1 we introduced the BrainScaleS Oper-
ating System for BrainScaleS-1 (BSS-1). It covers aspects of
large-scale neuromorphic hardware conguration, experi-
ment runtime control and platform operation. BSS-1 is a
wafer-scale neuromorphic system that is available as an
experiment platform for external researchers. Compared to
single-chip lab systems the system conguration space is
large, and aspects of platform operation result in additional
requirements for the software stack. In addition, non-
expert usability, operational robustness and experiment
reproducibility are even more important when oering
systems to external users. Previous eorts [9] focused mainly
on the neuroscientic community and its view on describing
spiking neural networks [10, 11]. However, BrainScaleS OS
has been providing access to lower-level aspects of the
system to expert users [6].
We are still in the early phases of the hardware devel-
opment roadmap for BSS-2: the rst full-sized chip arrived
in the labs in 2019 after three small-chip prototypes had
been produced and evaluated since 2016. Early experiments
were already implemented on the small prototypes [12–15].
We make use of the same prototype version for our
example experiment in section IV. However, commissioning
of the rst full-sized BSS-2 chip is progressing and multi-
chip systems are to be expected soon. Therefore, software
requirements start to extend into regions already covered
by BrainScaleS OS. Especially additional features in terms
of structured neurons, plateau potentials and the embedded
SIMD processors have to be handled by the software stack.
Another use case of BSS-2 is its non-spiking mode resembling
an analog vector-matrix multiplier that can be used in
classical deep neural network experiments.
II. Methods and Tools
We already introduced functional requirements for
BrainScaleS OS enabling users to perform experiments on the
BrainScaleS-1 (BSS-1) neuromorphic hardware platform and
additional tasks related to platform operation, cf. Müller
et al. [6]. In this work at hand, we focus on software
aspects of conguration and control for expert usage. We
especially aim to facilitate the process of chip commissioning.
In this problem setting users need interfaces to the hardware
allowing a transparent and explicit view on conguration
as well as runtime control. The implementation of the
system conguration layer for BSS-1 already provides some
ideas for a structured encapsulation of conguration and
runtime control. However, while some aspects of interface
are sucient in terms of software architecture, e.g. the
coordinate system and the strongly-typed conguration
space, others needed polishing. In particular, the description
of experiment control ow was too implicit, relied on many
conventions and was hard to extend or modify. Now in
BSS-2, the API tracks the experiment control ow explicitly,
see sections III-D and III-E.
A. Methodology and Foundations
In Müller et al. [6], we explained the design and implemen-
tation methodology: open-sourcing, code review, continuous
integration, continuous deployment, explicit tracking of
external software dependencies and containerized software
development as well as user environments.
Operating custom-built experiment hardware setups poses
multiple tasks: secure and fast data exchange, encoding/de-
coding of hardware conguration as well as result data,
and the denition of experiment protocols, i.e. a series of
timed events. Taken together, performance and correctness
requirements favor the usage of a compiled language. On the
other hand, experiment description, input data preprocessing
and result data analysis take advantage by interactivity and
quicker turn-around cycles.
For the core software stack, we chose C++, a high-
performance programming language with strong support for
compile-time correctness that evolved in the last years into
a multi-paradigm language. One particular popular language
for interactive usage and scripted programming is Python.
Its use in data science, computational neuroscience as well
as machine learning communities enlarges the potential user
base.
B. Python APIs
Exposing C++-based programming interfaces to Python
can be accomplished in multiple ways. There are at least two
libraries providing support for deep integration of Python
and C++, boost::python and pybind11 [16]. Both libraries
use advanced metaprogramming techniques to simplify the
syntax and to reduce the required amount of additional code.
Among other things, aspects of type conversion, object life-
time and polymorphism are handled. However, both libraries
still need some repetitive coding that could, in principle, be
reduced by using a code generator operating on the C++
API’s abstract syntax tree. For the BSS-2 software stack, we
make extensive use of Clang’s C++ AST accessor library,
libclang, and generate pybind11-based wrapper code directly
from C++ header les. This functionality is encapsulated in
the tool genpybind [17].
III. Implementation
BrainScaleS-2 is a novel compute system: on the one
hand, a large fraction of the chip is dedicated to neurons,
synapses and model parameter storage; on the other hand,
embedded SIMD processors enable conventional computing.
In typical neuroscientic experiments, these two parts run
closely coupled.
A. Hybrid Operation
In this hybrid operation of the on-chip spiking neural
network and the embedded SIMD processors, the latter access
observables, modify parameters, perform calculations and
change the input of the former to aect its dynamics. In
particular, support for exible learning rules has been one
of the main design goals for the system.
The scalar unit of the embedded SIMD processors is based
on the Power instruction set architecture [7] allowing to
reuse existing open-source software infrastructure such as
the C++ language infrastructure by the GNU project. The
custom vector extensions have been designed specically for
fast synaptic access. Hence, the authors implemented support
for the custom extension to facilitate its use in experiments.
B. Support for the Embedded Processor
Creating executable programs for the embedded processor
—the plasticity processor, or PPU— is the main objective of
this toolchain. In this case, it comprises a C/C++ compiler, a
linker and an assembler for our specic embedded processor.
These tools work as a cross-compilation toolchain running on
a host computer and generating executables for the PPU. The
scalar part of the PPU is already supported by upstream gcc.
Extensions for the PPU’s custom vector unit are described in
section III-B1. In addition to the core C and C++ languages,
the respective standard libraries dene an extensive set of
additional functionality. A subset of this functionality is
appropriate for embedded programming [18]. The limited
support for the C and C++ standard libraries is presented in
section III-B2. Device-specic runtime and hardware-access
abstraction, beyond the general-purpose support provided
via libc and libstdc++, is implemented in a dedicated library
presented in section III-B3. Post-compilation and runtime
supplication of parameters to PPU programs is provided
via symbolic access to sections of the program using ELF
(Executable and Linking Format) information. The supported
API is presented in section III-B4. The development of
complex programs often necessitates non-trivial debugging
techniques. However, embedded systems often lack support
for directly interacting with the system. One technique
addressing this problem are remote debuggers which allow
debugging of problems on a dierent machine than on
which the debugged program is running. In section III-B5
we explain the custom remote debugger implementation for
the PPU.
1) Compiler Toolchain: We use the GNU compiler collection
(gcc) together with the binary utilities package binutils
to provide this toolchain targeting C++ as programming
language [19]. Since the scalar part of the processor complies
with a subset of the embedded Power instruction set
architecture 2.06, we can take advantage of the existing
gcc backend implementation. We support the custom vector
unit by providing the operation code set extension to
the assembler. Support for the PPU vector extensions was
implemented similar to Power’s AltiVec™ [20]. Vector-unit
data entities thereby become primary types on the same
level as int with synchronization handled by the compiler
transparently to the language user. This greatly benets
the conception of plasticity algorithms as it allows, e.g., for
functional and object-oriented algorithm design.
2) C/C++ Standard Library Support: The programs written
for the PPU are freestanding programs. As a consequence
thereof, no system calls are available which otherwise would
be provided by an operating system. They are required for
the C and C++17 [21] system libraries libc and libstdc++ to
work which are typically available in an hosted environment.
By supporting a minimal set of required system calls —most
notably page acquisition on the heap— a slim C library,
newlib [22], has been integrated. The libc then provides the
basis for libstdc++ [23] support. Thereby full standard library
support (except le system handling) is available to ease
general purpose computation. This library support can be
used as a basic set of tools for implementation of re-occuring
tasks in abstraction of more complex plasticity problems. For
example usage of the STL removes additional development
eort of providing custom equivalent implementations.
3) Device-specic support library: In order to facilitate
using special features of the processor as well as the
hardware, a support library has been implemented. For
instance, it provides abstracted access to a wallclock-timer,
vector unit access to synapse array, a C and C++ runtime as
well as debugging functionality for stack protection facilities.
This enables reuse of frequent, at experiment runtime,
or typically (e.g., synapse access) needed functionality in
programs implementing plasticity rules.
4) ELF-symbol lookup functionality: Complex plasticity
kernels typically consume parameters for the initial cong-
uration of the algorithms. These may either be supplied
at compile-time, introducing the need to recompile on
parameter change, or after compilation via memory access
to predened regions. The latter is supported by providing
means to extract ELF symbol positions after compilation
to the host software. ELF (Executable and Linking Format)
[24] is a le format to store binary program data alongside
with additional information, e.g., debug symbols or program
section information. By extracting section symbol name and
location information, sections of the program memory layout
can be annotated with symbolic names. The user-facing
API allows for map-like access, e.g., program["my_param"]
= 24. This thereby allows simple symbolic access, e.g., to
algorithmic parameters or to code sections, after compilation
and at runtime.
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Fig. 2: Schematic showing remote GDB debugger control
ow on the embedded processor. A gdb instance running
on the host computer communicates with remote debugging
protocol via TCP/IP to the gdbserver. Communication from
the gdbserver host adaptor to the PPU is established via
in memory writes and reads. This allows for transporting
register data and control ow information to and from
the PPU program under inspection each time the interrupt
handler in the PPU program is reached.
5) Debugging Support: An increasing level of complexity
in PPU programs in conjunction with the resources limited
by programming for a microprocessor with small memory
constraints demands for runtime debugging capabilities.
Since the toolchain is cross-platform, i.e. development
typically happens on a x86-based host computer while the
target platform is the embedded Power-based processor, the
execution in a debugger on the development platform is
not possible. However the GNU debugger (gdb) [25], aside
from normal debugging on the same machine, also oers
support for remote debugging via a TCP connection to a
target platform, which also works in a cross-platform setting.
The PPU being an embedded processor does neither support
TCP natively nor is it feasible to implement a direct client
due to memory restrictions.
Figure 2 depicts the implementation of the gdbserver
targeting the PPU. It is split into a minimal stub in the
PPU program which understands base commands such as
dumping register content to memory, replacing an instruction
through a trap or stepping one instruction and a synchronous
program on the host computer which communicates with
the PPU through in-memory read and write operations.
This adaptor program converts requests from or produces
responses to gdb via TCP. This keeps the memory footprint
in a PPU program to a minimum while allowing real-time
ow control and state inspection.
C. Coordinate System
The multitude of components on a chip leads to a large
conguration space of ≈ 350KiB. There are over 100 distinct
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Fig. 3: Layout schematic of the latest BrainScaleS-2 chip.
Various component regions are framed in yellow. Framed
with dashed lines are logically separable regions of the chip.
Synapses and neurons are partitioned into four quadrants,
two embedded SIMD processors as well as columnar ADCs
are located in the upper and lower chip hemisphere. The
ordering scheme of two dimensional coordinates is shown
in orange, rows then columns.
ranged integer and 150 boolean registers on hardware which
need to be represented in software. To provide type safety
as well as other features, e.g., range checking, we do not
use the builtin numeric types of C++ but custom ranged
types[26]. High symmetry in chip layout naturally leads to
abstraction on dierent scales.
Figure 3 shows the layout schematic of one chip with
annotations for the dierent component regions. The high
symmetry of component distribution is evident, e.g., both
chip hemispheres are identically and simply mirrored along
the x-axis. Some parts on the hemispheres themselves are
again mirrored halves and are therefore called quadrants.
This symmetry is reected in a hierarchical structure of the
chip’s coordinate system. For BSS-2, the coordinate frame-
work —previously developed for the BrainScaleS OS [6]—
was extended. To illustrate the idea we use the coordinate
dening a Synapse circuit. Depending on the hierarchical
level, a synapse can be addressed via SynapseOnQuadrant,
SynapseOnHemisphere or SynapseOnChip. This is helpful
when implementing functionality which, for example, does
not depend on which quadrant it is applied to. Coordinates
of a higher level can be cast down to a lower level, e.g.
Listing 1: Example usage of custom coordinate type
for(auto synapse : iter_all<SynapseOnChip>()) {
my_synapse_matrix[synapse].weight =
Synapse::Weight(42);
}
SynapseOnChip.toSynapseOnQuadrant(). Vice versa, lower
views can be combined to create higher-level coordinates, e.g.,
SynapseOnChip(SynapseOnHemisphere, HemisphereOnChip).
It is also possible to convert to dierent components
corresponding to each other. For example, one can con-
vert from a synapse coordinate to a neuron coordinate
with SynapseOnChip.toNeuronOnChip(). As components are
structured dierently there is support for linear as well as
two dimensional, grid-like, coordinates. Again the synapse
is an example for a grid coordinate: it is composed of
SynapseRowOnQuadrant and SynapseColumnOnQuadrant.
Figure 3 also shows the addressing scheme (orange) which
adheres to row-major order. Furthermore, the developed
ranged types enable coordinates to be used like iterators.
This facilitates, for instance, the creation of arrays with
typed indexes.
Listing 1 shows an example of how this is used in C++.
Implementation of this coordinate system can be found at
[27].
D. Structuring Data for Conguration
To provide type-safe secure congurability of hardware
entities we encapsulate the conguration in so-called con-
tainers. A container is an object storing a representation
of a possible state of a specic hardware entity or entity
group. Application of a represented state to the hardware
or retrieval from the hardware is provided in a register-like
fashion, the allowed operations are write and read. Depending
on the layer of abstraction, the granularity of access diers.
Figure 4 shows the encapsulation at dierent granularities.
The implemented concepts are described in the following.
On the lowest level, access to a register-like memory
location on the hardware is abstracted with the user-facing
API being a conguration of a variable-length —depending
on the coordinate— register word. This encapsulates the
state-machine behavior of a heterogeneous set of clients, e.g.,
SPI [28] or Omnibus [29], the latter being the on-chip bus
protocol featuring multi-master operation with guaranteed
master-to-client ordering. Thereby, correct usage of the
underlying protocol is guaranteed, while the transported
word is only restricted to the supported value range.
Building on these register-access containers, smallest-
accessible continuous entities are encapsulated in containers
of the so-called hardware abstraction layer (hal)[30]. For
the API user, the composition of sub-word conguration,
corresponding to physical entities on a circuit level, are
accessible as at or hierarchical properties. Depending on
the property type, type-safe enumerations, ranged integer
or boolean value types are used. Representation of sub-word
values with a one-to-one correspondence to hardware entities
allow for in-code self-documenting parameter names, for
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Fig. 4: Congurable hardware entities are modeled by
nested data structures encapsulating named data elements.
An algorithm visits the nested data structures and generates
a hardware conguration bitstream.
example a NeuronCong might have a enable_leak boolean
property or a refractory_time ranged integer value. Named
properties inherently state intent opposed to conguring
raw unnamed bits of a register word manually. A hal
container can encapsulate a state spanning over multiple
words if the corresponding circuit or congurable entity
makes use of distributed conguration bits. On the other
side, small containers may be combined, e.g., to form larger
heterogeneous or repetitive containers. In addition to type-
safe access to sub-word properties, a container implements
conversion to pairs of register coordinate and payload types
for write operation, called encoding, and register coordinates
for issuing a read operation together with extraction of
container state from read answer register-word payload,
called decoding. To allow arbitrary grouping, the encoding
and decoding for read and write operation is implemented
using a visitor pattern to build a linear sequence of register
accesses by recursively visiting sub-containers. There may
exist a 1 → N relation between a hal container and
multiple register container types, since a specic entity
might be accessible via dierent communication protocols,
e.g., JTAG[31] and Omnibus. The protocol is selected upon
invocation of a visitor. This allows for a unied interface
for the user-facing container API and the conversion to and
from register values.
E. Runtime Control
When performing experiments on a neuromorphic system,
the timing of input stimulus, output data, access to observ-
ables as well as controllables is essential. Runtime control
encapsulates the time-annotated ow of how to actually use
the chip. This includes, among other things, bringing the
chip into a working state, controlling of the actual spiking
neuron network experiment and data transfer in general.
Multiple operational modes are supported by the hardware.
First, batch mode is suited for independent experiments. It
is characterized by not featuring read-modify-write oper-
ation via the host computer. Conversely, the in-the-loop
mode makes use of an iterative usage pattern featuring
read-modify-write operations from and to an experiment
controller. It requires in-experiment synchronization. Finally,
a spiking neural network experiment that runs concurrently,
time-coupled with an experiment controller is the third
operation mode, the real-time closed-loop operation mode,
cf. section III-A. The controller might be located on the
embedded processors or on another device. It performs
read-modify-write operations, e.g., in the form of plasticity
updates or environment state variable updates within a
sensor-motor loop.
To perform experiments on the neuromorphic chip, ex-
periment descriptions need to include the sequence of timed
spike events, the stimulus data. However, the conguration
of the chip might also require time-controlled execution
for technical or experiment control reasons. For instance,
experiments might involve externally-triggered changes to
network parameters during runtime. In BSS-2, access to on-
chip parameters is possible from multiple locations —or bus
masters— the PPUs as well as the FPGA. Hence, experiment
control is distributed and the timing between these bus
masters needs to be synchronized.
First, we describe the software framework for timed
execution that has been developed. Then, we illustrate the
control ow of a typical experiment running on BSS-2.
The general concept is to construct a temporally ordered
stream of commands that is sent to the communication FPGA
which than handles timed release of these commands to the
chip as well as time-stamped recording of responses from
chip. Constructing such a command stream, hereafter called
playback program, is facilitated by three functions: write,
read, wait. The rst two functions allow, as their names
suggest, to issue write and read commands of containers,
see section III-D, at their respective coordinate locations.
Calling the read function returns an object which provides
access to the read-back data only after the experiment run,
inspired by the std::future class. Write commands are likewise
used to issue spike events. Timed release of commands is
facilitated by the wait function allowing to delay commands
relative to a timer that itself can be modied via write
commands. Listing 2 provides a basic usage example.
Figure 5 illustrates the ow of a typical experiment
that involves external spike stimulus and concurrent PPU
interaction. First, communication with the FPGA is set up and
subsequently used for transfer and starting of the compiled
playback program. The rst stage of each program is the
initial conguration of all chips components. This stage has
to be timed as analog parameters may require time to settle
Listing 2: Example usage of playback builder pattern
PlaybackProgramBuilder builder;
builder.write(NeuronConfigOnDLS(42),
my_neuron_config);
builder.wait_until(Timer::Value(1000));
auto ticket = builder.read(SpikeCounterOnDLS(3));
auto program = builder.done();
my_executor.run(program);
auto const read_count = ticket.get();
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trigger
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download
end of
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start of
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runtime
Fig. 5: Schematic showing control ow of a playback program
running concurrently with code on the embedded processor.
which makes it necessary for following commands to be
delayed. With the chip now being in a working state the
experiment is started. For this normally the timer is reset
to have a zero-referenced time clock. Likewise, execution of
the PPU program is initiated. All read responses as well as
spike and ADC data are recorded with time annotation. A
special instruction denes the end of the experiment and
signals the FPGA to send the recorded data to the host.
F. Preemptive Experiment Scheduling
Going one step further, this framework also allows for a
separation of experiment setup, execution and analysis of
hardware experiments: instead of executing experiments on
locally-attached hardware, the FPGA program is constructed
on the client side, transferred to and executed at a shared
remote site and its results sent back to the client. Due to
the high speed-up factor of the hardware, single experiment
runtime typically ranges in the order of milliseconds real
time. Experiment assembly and result evaluation — requiring
the same order of magnitude in terms of execution time —
ordinarily happen in sequence with experiment execution.
Relegating both tasks to client side, we eliminate hardware
down time. On the remote side both experiment reception
and result delivery happen in parallel to experiment execu-
tion and hence do not cause down time as well. This allows
for the hardware to be shared among several experimenters
executing experiments seemingly in parallel on the same
chip but more densely packed parameter sweeps for a single
experimenter. Plus, the chip remains interactively accessible
as one experimenter is able to inject small experiments while
a long parameter sweep is underway that would normally
block anyone else from using the chip. Overall the measures
increase experiment throughput, thereby eectively speeding-
up the hardware even more.
IV. Results
Among the rst experiments implemented via the hard-
ware abstraction software framework presented in this work
is the Neuromorphic Spike-based Expectation Maximization
(NSEM) model. As platform for the experiment the second
BrainScaleS-2 prototype [32, 33] is chosen, for which the
hardware abstraction software framework presented in this
work is fully implemented.
Network Architecture: As seen in g. 6 (top), the cause
layer —comprised of LIF-neurons brought into the stochastic
regime by excitatory and inhibitory Poisson input— receives
input from an input layer that is modeled via Poisson
spike trains. Its aim is to distinguish hidden causes in
the presented input stimuli. The cause layer neurons are
connected via an inhibitory population with parrot-like
behavior: each spike from a cause layer neuron elicits a spike
from the inhibitory population, preventing all other cause
layer neurons from ring. The cause layer therefore forms a
WTA-like structure representing a Boltzmann-machine with
very strong inhibitory weights. Therefore, it follows that
only one cause layer neuron can ideally respond to each
presented input pattern. The weights Vik between input
and cause layer evolve according to update rules [34, 35]
adapted to the restrictions of the computing substrate. The
activity of each cause neuron is kept at a predetermined
value via dynamic synapses, implementing a form of spike-
based homeostasis heavily inspired by Habenschuss, Puhr,
and Maass [36].
Implementation: NSEM employs two plasticity rules
(homeostasis as well as learning), acting on dierent synapses
at dierent time scales. Both are executed on the single
PPU of the prototype system at the same time. They
are implemented separately and combined using a simple
deadline scheduler. In order to facilitate plasticity occurring
on dierent timescales, each plasticity rule has a congurable
deadline after which it is applied again.
Results: The center sections in g. 6 depict the dierent
plasticity rules in action: (center left) while a single neuron
receives excitatory input from a background source with
varying rate, homeostasis is able to maintain a constant ring
rate after (top) sudden shifts in the background rate (middle);
the weight evolution of both homeostatic synapses (bottom)
reect the adaptive process. (center right) Several synapses
employing NSEM-rule are able to correctly infer the rate of
their pre-synaptic neuron despite limited weight resolution.
The dashed lines represent the expected target rate while
the dotted lines represent the mean of the (colored) infered
rates. (bottom) After learning, a network of three neurons is
able to dierentiate between three input patterns: for every
presented pattern (bottom), a dierent neuron is clearly
most active (top). The network is hence able to infer hidden
causes of its input in an unsupervised manner, all the while
maintaining an activity equilibrium via homeostasis. The
successful implementation and execution of the experiment
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Fig. 6: Example experiment network architecture (top, taken
from Breitwieser [37]), homeostasis mechanism (center left),
learning of target rates (center right), spike data as well
as classication output (bottom). See section IV for more
details.
demonstrates the suitability for complex low-level single-
chip experiments concurrently employing several distinct
plasticity rules running at dierent time scales on the PPU.
V. Discussion
This work describes the latest developments for
BrainScaleS OS in the light of BSS-2. In particular, we focus
on the expert-level user interfaces for system conguration
as well as experiment control. Fundamental ideas of the
software design were already devised by the authors in
Brüderle et al. [9], the software stack for the precursor of
the BrainScaleS-1 architecture [38]. Following that and due
to being a large-scale neuromorphic platform [5, 39], the
software stack was rewritten for BrainScaleS-1 [6]. Eventu-
ally, the second-generation BrainScaleS architecture demands
for increased exibility due to its improved congurability
and programmability [8, 40]. In particular, the embedded
SIMD processors require additional software during both,
experiment design and experiment runtime.
BrainScaleS OS for BSS-2 builds upon libraries as well
as development methodologies that have been developed
for BSS-1. In the current version, single-chip BSS-2 systems
can be robustly congured and controlled during runtime.
The software layers presented in this work focus on expert
usage. Higher-level experiment description languages such
as PyNN [10] are not yet supported.
We demonstrate the conguration and experiment control
in a hybrid experiment setting also involving two plasticity
rules, homeostasis and learning. Multiple other experiments,
e.g. [12–15], demonstrate the system’s applicability in
machine learning and computational neuroscience.
The group also focuses on increasing reliability and quality
assurance in mixed-signal hardware development [41]. In
particular, co-simulating software and hardware enables
a continuous-integration-based workow during hardware
development.
VI. Future Developments
BrainScaleS OS for BSS-2 is still under development. The
presented software layers have been sucient for expert
experimenters. However, we identied several aspects that
need attention in the future.
Structured Data Exchange in Distributed Systems
Communication is a key element of distributed systems.
Inter-operation of host computers, FPGAs and PPUs typically
requires communication to exchange state as well as to
provide synchronization. In particular, data is exchanged
between dierent architectures with varying endianness and
alignment constraints. For example, exchanging plasticity
parameters between host and PPU already benets from
cross-platform structured data exchange. To solve these tasks,
we aim for a thin message passing library that is integrated
with a platform-agnostic serialization library.
Full Stack Hardware Design Validation
Verication of hardware design prior to manufacturing
is vital as chip production is expensive. Past experiences
have shown that unit testing of individual chip components
alone is often insucient. By providing a simulator backend
in a lower-level communication layer, the full software
stack can be used to run tests/experiments on a simulated
hardware device. This will facilitate the validation of new
FPGA features and —most importantly— chip designs by
utilizing the complete test suite of the software stack prior
to fabrication.
Algorithmic Task Ooading
Increasing complexity in plasticity and rst steps towards
standalone on-chip calibration algorithms demand for ac-
cess of arbitrary on-chip facilities. In section III-D and
section III-C, we introduced an API providing this kind
of access. Therefore, the lower-level parts of BrainScaleS OS
—in particular the hardware abstraction layer— are to be
ported to the PPU architecture. The availability of the vector
unit for on-chip code enables optimized access to synapses
and similar facilities which are unavailable for host or, more
precisely, FPGA-based access. At the same time, size and
runtime performance overhead needs to be minimized.
Logical Experiment Description
BrainScaleS architectures already support a variable num-
ber —scalable to cortical connection densities— of pre-
synaptic connections per “logical” neuron representing
multiple linked neuron circuits. In addition, the current
version of the BSS-2 architecture makes use of a similar
mechanism to build structured neurons consisting of mul-
tiple compartments; see Aamir et al. [42] for a detailed
description of the hardware implementation. However, while
the hardware abstraction layer provides support for type-
safe and correct conguration of the system, it does not
abstract the constitution of user-friendly encapsulation of
conguration entities itself. The set of parameters bound to
such a “logical“ conguration entity could be included in a
collection of hardware abstraction layer containers possibly
with constraints on their placement via coordinates. For
the encoding and decoding of these larger, logical entities,
composition of hardware abstraction layer containers is to be
used. The rules under which to group parameters to “logical“
conguration entities are currently under development.
Higher-level User Interfaces
For higher-level usage, e.g., as accelerator for spiking
neural network models, a topology-centric graph-based
conguration API on top of the hardware abstraction
established in this document is planned; Similarly, multi-
chip systems increase the need for automation of tasks
related to transforming a user-dened experiment to a
valid hardware conguration, hardware calibration and
distributed experiment control. Inspiration is taken from the
existing higher-level software infrastructure for the BSS-1
system Müller et al. [6].
Recent developments in the machine learning community
aect the way people think about data ow as well as
how to programmatically describe learning algorithms [43,
44]; on the other hand, the neuromorphic community
starts building a bridge between deep neural networks
and spiking neuromorphic substrates [45–47]. As a rst
step, the BSS-2 non-spiking operation mode allows for a
transparent integration into typical libraries for classical
neural networks libraries. Furthermore, the exploitation of
the same neural network libraries allows for the specication
of, e.g., plasticity rules in a computational graph; full
integration of BSS-2 into a neural network library would
be a large step towards a high-level specication of, e.g.,
plasticity rules.
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